FIFO design for IEEE 802.3 standard 10GBase-X PCS and XGXS sublayers

Abstract

This paper analyses the FIFO design for the receiver of 10GBase-X PCS sublayers specified by IEEE 802.3 CSMA/CD Standards. The proposed FIFO design will save the gate count, power and the silicon area in ASIC design considerably.